

# EG91xQ&BG9x&EG9x Series Compatible Design

### LTE Standard & LPWA Module Series

Version: 1.1

Date: 2023-12-12

Status: Released



At Quectel, our aim is to provide timely and comprehensive services to our customers. If you require any assistance, please contact our headquarters:

### Quectel Wireless Solutions Co., Ltd.

Building 5, Shanghai Business Park Phase III (Area B), No.1016 Tianlin Road, Minhang District, Shanghai 200233, China

Tel: +86 21 5108 6236 Email: info@quectel.com

### Or our local offices. For more information, please visit:

http://www.quectel.com/support/sales.htm.

### For technical support, or to report documentation errors, please visit:

http://www.quectel.com/support/technical.htm.

Or email us at: support@quectel.com.

# **Legal Notices**

We offer information as a service to you. The provided information is based on your requirements and we make every effort to ensure its quality. You agree that you are responsible for using independent analysis and evaluation in designing intended products, and we provide reference designs for illustrative purposes only. Before using any hardware, software or service guided by this document, please read this notice carefully. Even though we employ commercially reasonable efforts to provide the best possible experience, you hereby acknowledge and agree that this document and related services hereunder are provided to you on an "as available" basis. We may revise or restate this document from time to time at our sole discretion without any prior notice to you.

# **Use and Disclosure Restrictions**

# **License Agreements**

Documents and information provided by us shall be kept confidential, unless specific permission is granted. They shall not be accessed or used for any purpose except as expressly provided herein.

# Copyright

Our and third-party products hereunder may contain copyrighted material. Such copyrighted material shall not be copied, reproduced, distributed, merged, published, translated, or modified without prior written consent. We and the third party have exclusive rights over copyrighted material. No license shall be granted or conveyed under any patents, copyrights, trademarks, or service mark rights. To avoid ambiguities, purchasing in any form cannot be deemed as granting a license other than the normal non-exclusive, royalty-free license to use the material. We reserve the right to take legal action for noncompliance with abovementioned requirements, unauthorized use, or other illegal or malicious use of the material.



### **Trademarks**

Except as otherwise set forth herein, nothing in this document shall be construed as conferring any rights to use any trademark, trade name or name, abbreviation, or counterfeit product thereof owned by Quectel or any third party in advertising, publicity, or other aspects.

### **Third-Party Rights**

This document may refer to hardware, software and/or documentation owned by one or more third parties ("third-party materials"). Use of such third-party materials shall be governed by all restrictions and obligations applicable thereto.

We make no warranty or representation, either express or implied, regarding the third-party materials, including but not limited to any implied or statutory, warranties of merchantability or fitness for a particular purpose, quiet enjoyment, system integration, information accuracy, and non-infringement of any third-party intellectual property rights with regard to the licensed technology or use thereof. Nothing herein constitutes a representation or warranty by us to either develop, enhance, modify, distribute, market, sell, offer for sale, or otherwise maintain production of any our products or any other hardware, software, device, tool, information, or product. We moreover disclaim any and all warranties arising from the course of dealing or usage of trade.

# **Privacy Policy**

To implement Module functionality, certain device data are uploaded to Quectel's or third-party's servers, including carriers, chipset suppliers or customer-designated servers. Quectel, strictly abiding by the relevant laws and regulations, shall retain, use, disclose or otherwise process relevant data for the purpose of performing the service only or as permitted by applicable laws. Before data interaction with third parties, please be informed of their privacy and data security policy.

# **Disclaimer**

- a) We acknowledge no liability for any injury or damage arising from the reliance upon the information.
- b) We shall bear no liability resulting from any inaccuracies or omissions, or from the use of the information contained herein.
- c) While we have made every effort to ensure that the functions and features under development are free from errors, it is possible that they could contain errors, inaccuracies, and omissions. Unless otherwise provided by valid agreement, we make no warranties of any kind, either implied or express, and exclude all liability for any loss or damage suffered in connection with the use of features and functions under development, to the maximum extent permitted by law, regardless of whether such loss or damage may have been foreseeable.
- d) We are not responsible for the accessibility, safety, accuracy, availability, legality, or completeness of information, advertising, commercial offers, products, services, and materials on third-party websites and third-party resources.

Copyright © Quectel Wireless Solutions Co., Ltd. 2023. All rights reserved.



# **About the Document**

# **Revision History**

Version	Date	Author	Description
-	2023-03-03	Lex LI/Joe MA	Creation of the document
1.0	2023-05-12	Lex LI/Olina CAO/ Barry DENG/ Pearl GUO	First official release
1.1	2023-12-12	Lex LI/ Soley ZHANG/ Barry DENG/ Daisy ZHU/ Lonely WANG/ Sean FANG	<ol> <li>Added an applicable module EG916Q-GL.</li> <li>Updated the following pins of EG91xQ family module:         pin 25: from SPI_CS to RESERVED.         pin 26: from SPI_CLK to RESERVED.         pin 27: from SPI_MOSI to GNSS_TXD.         pin 28: from SPI_MISO to GNSS_RXD.         pin 49: from RESERVED to ANT_GNSS.         pin 51: from RESERVED to GNSS_PPS.         pin 84: from RESERVED to USIM2_CLK.         pin 85: from RESERVED to USIM2_RST.         pin 86: from RESERVED to USIM2_DATA.         pin 87: from RESERVED to USIM2_VDD.         pin 109: from RESERVED to GNSS_DBG_TXD.         pin 110: from RESERVED to GNSS_DBG_RXD.         pin 117: from RESERVED to GNSS_PWR_EN.         pin 118: from RESERVED to GNSS_VBCKP.</li> <li>Updated the VBAT_RF's peak current of BG96 (Tables 6 &amp; 9).</li> </ol>



# **Contents**

Ab	bout the Document	3	
Со	ontents	4	
Tal	able Index	5	
Fig	igure Index	6	
4	Introduction	-	
1	1.1. Special Mark		
	•		
	1.2. Applicable Modules	C	
2	General Description	9	
	2.1. Product Description	g	
	2.1.1. General Information	11	
	2.2. Feature Overview	13	
3	Pin Definition	16	
	3.1. Pin Assignment		
	3.2. Pin Comparison		
	•		
4	3		
	4.1. Power Supply		
	4.2. Turn On/Off		
	4.2.1. Turn On		
	4.2.2. Turn Off		
	4.2.2.1. Turn Off with AT Command		
	4.2.2.2. Tuff Off with AT Confinance		
	4.4. (U)SIM Interface(s)		
	4.5. USB Interface		
	4.6. PCM and I2C Interfaces*		
	4.7. UART Interfaces		
	4.8. ADC Interfaces		
	4.9. Antenna Interfaces		
_			
5	•		
	5.1. Recommended Compatible Footprint		
	5.2. Installation Sketch Map	46	
6 Appendix References			



# **Table Index**

Table 1: Special Mark	7
Table 2: Applicable Modules	8
Table 3: Supported Networks of the Modules	9
Table 4: Supported Module Functions	10
Table 5: General Information	11
Table 6: Feature Overview	13
Table 7: I/O Parameter Definition	19
Table 8: Pin Comparison	
Table 9: Pin Difference of VBAT_BB & VBAT_RF	26
Table 10: Power-up Timing	31
Table 11: Power-down Timing with PWRKEY	
Table 12: Reset Timing	34
Table 13: Pin Difference of (U)SIM Interfaces	35
Table 14: Data Rate and Function of USB Interface	36
Table 15: Pin Difference of USB_VBUS	37
Table 16: Modes Supported by PCM and I2C Interfaces	38
Table 17: Supported UART Interfaces	39
Table 18: Pin Difference of UART Interfaces	39
Table 19: Pin Difference of ADC Interfaces	40
Table 20: Pin Definition of Antenna Interfaces	41
Table 21: Related Documents	47
Table 22: Terms and Abbreviations	47



# Figure Index

Figure 1: Pin Assignment of BG9x & EG9x Family (Top View)	16
Figure 2: Pin Assignment of EG91xQ Family (Top View)	17
Figure 3: Power Supply in Star Structure (BG95 Series)	27
Figure 4: Power Supply in Star Structure (BG96 & EG91xQ Family)	27
Figure 5: Power Supply in Star Structure (EG9x Family)	28
Figure 6: Turn On Modules with a Driving Circuit	28
Figure 7: Turn On Modules with a Button	29
Figure 8: Power-up Timing (BG95 Series)	29
Figure 9: Power-up Timing (BG96)	30
Figure 10: Power-up Timing (EG9x Family)	30
Figure 11: Power-up Timing (EG91xQ Family)	31
Figure 12: Power-down Timing	32
Figure 13: Reference Design of RESET_N with a Driving Circuit	33
Figure 14: Reference Circuit of RESET_N by Using Button	33
Figure 15: Reset Timing (BG9x & EG9x Families)	34
Figure 16: Reset Timing (EG91xQ Family)	34
Figure 17: Reference Design of USB Interface (BG95 Series)	37
Figure 18: Reference Design of USB Interface (BG96 & EG9x & EG91xQ Families)	38
Figure 19: PCM and I2C Application with Audio Codec	39
Figure 20: Main Antenna Interfaces (BG9x & EG91xQ Families)	41
Figure 21: Main and Rx-diversity Antenna Interfaces (EG9x Family)	42
Figure 22: Wi-Fi Antenna Interface (BG95 Series)	42
Figure 23: GNSS Antenna Interface	43
Figure 24: Bottom Views	44
Figure 25: Recommended Compatible Footprint	45
Figure 26: Installation Sketch Map	46



# 1 Introduction

Quectel LTE Standard EG9x family (EG91 series and EG95 series), EG915Q-NA and EG916Q-GL are compatible with LPWA BG9x family (BG95 series and BG96). This document outlines the compatible design among these modules.

### **NOTE**

Blue text indicates the differences among BG9x family, EG9x family, EG915Q-NA and EG916Q-GL, unless otherwise specified.

### 1.1. Special Mark

### Table 1: Special Mark

### Mark Definition

Unless otherwise specified, when an asterisk (\*) is used after a function, feature, interface, pin name, AT command, argument, and so on, it indicates that the function, feature, interface, pin, AT command, argument, and so on, is under development and currently not supported; and the asterisk (\*) after a model indicates that the sample of the model is currently unavailable.



# 1.2. Applicable Modules

**Table 2: Applicable Modules** 

Product Line	Module Family	Module Series	Model
	FC04v0	-	EG915Q-NA
LTE Standard	EG91xQ	-	EG916Q-GL
LIE Standard	EG9x	EG91	EG91-AUX/-E/-EX/-JP/-NA/-NAX/-NAXD/-VX
		EG95	EG95-AUX/-E/-EX/-JP/-NA/-NAX/-NAXD
1 D\\\\	DCOv	BG95	BG95-M1/-M2/-M3/-M4/-M5/-M6/-MF/-M8/-M9
LPWA	BG9x	-	BG96



# **2** General Description

### 2.1. Product Description

BG95 is a series of embedded IoT (LTE Cat M1/Cat NB2 ¹/EGPRS) wireless communication modules. It supports data connectivity on LTE HD-FDD and GPRS/EGPRS networks. It also provides GNSS and voice functionalities to meet your specific application demands.

BG96 is an embedded IoT (LTE Cat M1/Cat NB1/EGPRS) wireless communication module. It supports data connectivity on LTE HD-FDD and GPRS/EGPRS networks, and half-duplex operation in LTE networks. It also features GNSS and voice functionalities to meet your specific application demands.

EG91 series and EG95 series modules are embedded 4G wireless communication modules with Rx-diversity, supporting LTE, WCDMA, GSM wireless communication, and providing data connectivity on LTE-FDD, LTE-TDD <sup>2</sup>, DC-HSDPA, HSPA+, HSDPA, HSUPA, WCDMA, EDGE and GPRS networks. They can also provide GNSS and voice <sup>3</sup> functionalities.

EG915Q-NA and EG916Q-GL are LTE Standard wireless communication modules. They support data connectivity on LTE network, Wi-Fi scan and GNSS to meet your specific application demands.

NOTE

For detailed information on the supported networks of the applicable modules, see *Table 3*.

**Table 3: Supported Networks of the Modules** 

Module	LTE-FDD	LTE-TDD	WCDMA	GPRS/EGPRS
BG95 series	LTE-HD- FDD	-	-	Supported on BG95-M3/-M5/-M8
BG96	LTE-HD- FDD	-	-	$\checkmark$

<sup>&</sup>lt;sup>1</sup> LTE Cat NB2 is backward compatible with LTE Cat NB1.

<sup>&</sup>lt;sup>2</sup> LTE-TDD does not supported on EG91 series.

<sup>&</sup>lt;sup>3</sup> EG9x family modules contain the **Data + Voice** version and the **Data-only** version.



EG91 series	V	-	Supported on  EG9x-AUX/-E/	Supported on	
EG95 series	$\sqrt{}$	Supported on EG95-JP	-EX/-NA/-NAX/ -NAXD	EG9x-AUX/-E/-EX	
EG915Q-NA	$\checkmark$	-	-	-	
EG916Q-GL	$\checkmark$	$\checkmark$	-	-	

### **Table 4: Supported Module Functions**

Module	Voice Functionality	Wi-Fi Scan	GNSS
BG95 series	$\checkmark$	Supported on BG95-MF	$\sqrt{}$
BG96	$\checkmark$	-	0
EG9x family	0	-	0
EG91xQ family	-	$\checkmark$	0

### NOTE

- 1. " $\sqrt{}$ " means supported.
- 2. "-" means not supported.
- 3. "o" means optional.
- 4. BG95 series module supports VoLTE\* (Voice over LTE) under LTE Cat M1, but this function in BG95-MF and BG95-M9 is under development. Additionally, BG95-M3 and BG95-M5 also support CS voice under GSM.
- 5. BG96 supports VoLTE (Voice over LTE) under LTE Cat M1 network.
- 6. For EG91xQ family, Wi-Fi scan function and LTE network cannot be use simultaneously since they share the same antenna interface.



### 2.1.1. General Information

**Table 5: General Information** 

Module	Appearance	Packaging	Dimensions (mm)	Description
BG95 series	BG95-XX 01-AXXXX  XX BG95XXXX-XXX-XXXX SN:XXXXXXXXXXX IME:XXXXXXXXXXXXXX	102 LGA pins	23.6 × 19.9 × 2.2	LPWA module
BG96	BG96 01-XXXXX  MA BG96MA-128-SGNS SN:XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	102 LGA pins	26.5 × 22.5 × 2.3	LPWA module
EG91 series	EG91 01-XXXXX  XX EG91XXXX-XXX-XXXX SN:XXXXXXXXXXXXX IME:XXXXXXXXXXXXXXXXX	106 LGA pins	EG91-E: 29.0 × 25.0 × 2.3 EG91-AUX/-EX/ -JP/-NA/-NAX/ -NAXD/-VX: 29.0 × 25.0 × 2.45	LTE Standard module
EG95 series	EG95  XX EG95XXXX-XXXX-XXXX SN:XXXXXXXXXXXXXX IME::XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	106 LGA pins	EG95-E: 29.0 × 25.0 × 2.3 EG95-AUX/-EX/ -JP/-NA/-NAX/ -NAXD: 29.0 × 25.0 × 2.45	LTE Standard module
EG915Q-NA	EG915Q-NA 01-00000X  907 E99150NAXX-XXX-XXXXXX SNEXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	126 LGA pins	23.6 × 19.9 × 2.4	LTE Standard module



EG916Q-GL



126 LGA pins  $26.5 \times 22.5 \times 2.4$  LTE Standard module



# 2.2. Feature Overview

The key features are compared in the table below.

**Table 6: Feature Overview** 

Feature	BG95 Series	BG96	EG9x Family	EG91xQ Family	
	BG95-M1/-M2:				
	<ul> <li>Supply voltage <sup>4</sup>: 2.6–4.8 V</li> </ul>				
	<ul> <li>Typical supply voltage: 3.3 V</li> </ul>				
Power Supply	BG95-M3/-M5/-M6/-MF/-M8:	Cumhu voltogo 2 2 4 2 V	Cumply voltages 2.2.4.2.V	Cumhu valtaga 2 2 4 2 V	
	<ul><li>Supply voltage: 3.3–4.3 V</li></ul>	Supply voltage: 3.3–4.3 V  Typical cyrphy voltage: 3.9 V	Supply voltage: 3.3–4.3 V      Typical cymply voltage: 3.9 V	Supply voltage: 3.3–4.3 V  Typical symply valtage: 3.8 V	
	<ul> <li>Typical supply voltage: 3.8 V</li> </ul>	<ul> <li>Typical supply voltage: 3.8 V</li> </ul>	<ul> <li>Typical supply voltage: 3.8 V</li> </ul>	<ul> <li>Typical supply voltage: 3.8 V</li> </ul>	
	BG95-M4/-M9:				
	<ul><li>Supply voltage: 3.2–4.2 V</li></ul>				
	<ul> <li>Typical supply voltage: 3.8 V</li> </ul>				
Peak Current	VBAT_BB: Max. 0.6 A	VBAT_BB: Max. 0.5 A	VBAT_BB: Max. 0.8 A	<b>VBAT_BB:</b> 0.5 A	
reak Current	VBAT_RF: Max. 2.7 A	VBAT_RF: Max. 2.7 A	VBAT_RF: Max. 1.8 A	VBAT_RF: 1.5 A	
	LTE Cat M1 @ DRX = 1.28 s:				
	1.7 mA @ BG95-M1				
	1.68 mA @ BG95-M2		WCDMA PF = 64 (USB disconnected):		
	1.89 mA @ BG95-M3		1.8 mA @ EG91-AUX/-EX, EG95-E/-EX		
	1.53 mA @ BG95-M4		1.7 mA @ EG91-E, EG95-AUX		
	1.56 mA @ BG95-M5		2.2 mA @ EG91-NA, EG95-NA		
	1.42 mA @ BG95-M6		2.1 mA @ EG91-NAX/-NAXD		
	1.59 mA @ BG95-MF		2.0 mA @ EG95-NAX/-NAXD	LTE PF = 64 (USB disconnected):	
Sleep Current	1.56 mA @ BG95-M8	<b>LTE Cat M1</b> @ <b>DRX = 1.28 s:</b> 1.54 mA	LTE PF = 64 (USB disconnected):	0.68 mA @ EG915Q-NA	
Sleep Current	1.37 mA @ BG95-M9	LTE Cat NB1 @ DRX = 1.28 s: 2.03 mA	2.2 mA @ EG95-AUX	0.68 mA @ EG916Q-GL	
	LTE Cat NB1 @ DRX = 1.28 s:		2.3 mA @ EG91-AUX/-EX, EG95-E/-EX	0.00 IIIA @ E0910Q-GE	
	1.55 mA @ BG95-M2		2.1 mA @ EG91-E		
	1.49 mA @ BG95-M3		1.9 mA @ EG91-JP		
	1.39 mA @ BG95-M4		2.6 mA @ EG9x-NA/-NAX/-NAXD		
	1.43 mA @ BG95-M5		2.4 mA @ EG91-VX		
	1.31 mA @ BG95-M6		2.0 mA @ EG95-JP		
	1.43 mA @ BG95-MF				
	1.51 mA @ BG95-M8				

EG91xQ&BG9x&EG9x\_Series\_Compatible\_Design

<sup>&</sup>lt;sup>4</sup> For every VBAT transition/re-insertion from 0 V, the minimum power supply voltage should be higher than 2.7 V. After the module starts up normally, the minimum safety voltage is 2.6 V. To ensure full functionality mode, the minimum power supply voltage should be higher than 2.8 V.



	1.36 mA @ BG95-M9			
Temperature Range	<ul> <li>Operating temperature range <sup>5</sup>: -35 to +75 °</li> <li>Extended temperature range <sup>6</sup>: -40 to +85 °</li> <li>Storage temperature range: -40 to +90 °C</li> </ul>			
UART Interfaces	<ul> <li>Main UART:</li> <li>Used for data transmission and AT command communication.</li> <li>Baud rate: 115200 bps by default.</li> <li>Default frame format: 8N1 (8 data bits, no parity, 1 stop bit).</li> <li>RTS and CTS hardware flow control.</li> <li>Debug UART:</li> <li>Used for software debugging and log output.</li> <li>Baud rate: fixed at 115200 bps.</li> <li>GNSS UART:</li> <li>Used for GNSS data and GNSS NMEA sentence output.</li> <li>Baud rate: 115200 bps by default.</li> </ul>	<ul> <li>UART1:</li> <li>Used for data transmission and AT command communication.</li> <li>Baud rate: 115200 bps by default.</li> <li>Default frame format: 8N1 (8 data bits, no parity, 1 stop bit).</li> <li>RTS and CTS hardware flow control.</li> <li>UART2:</li> <li>Used for software debugging and log output.</li> <li>Baud rate: 115200 bps.</li> <li>UART3:</li> <li>Used for GNSS data or GNSS NMEA sentence output.</li> <li>Baud rate: 115200 bps.</li> </ul>	<ul> <li>Main UART:</li> <li>Used for data transmission and AT command communication.</li> <li>Baud rate: up to 921600 bps, 115200 bps by default.</li> <li>RTS and CTS hardware flow control.</li> <li>Debug UART:</li> <li>Used for Linux console and log output.</li> <li>Baud rate: 115200 bps.</li> </ul>	<ul> <li>Main UART:</li> <li>Used for data transmission and AT command communication.</li> <li>Baud rate: 115200 bps by default.</li> <li>RTS and CTS hardware flow control.</li> <li>Debug UART:</li> <li>Used for partial log output.</li> <li>Baud rate: up to 3 Mbps, 115200 bps by default.</li> <li>GNSS UART:</li> <li>Used for GNSS data and GNSS NMEA sentence output.</li> <li>Baud rate: 921600 bps by default.</li> <li>GNSS debug UART:</li> <li>Used for GNSS system log output</li> <li>Baud rate: 3 Mbps</li> </ul>
USB Interface	<ul> <li>Compliant with USB 2.0 specification (slave only).</li> <li>Data transfer rate: up to 480 Mbps.</li> <li>Supports high-speed, low-speed and full-speed modes.</li> <li>Used for AT command communication, data transmission, GNSS NMEA sentence output, software debugging and firmware upgrade.</li> <li>Supports USB serial drivers for Windows 7/8/8.1/10/11, Linux 2.6–6.5, Android 4.x–13.x.</li> </ul>	<ul> <li>Compliant with USB 2.0 specification (slave only).</li> <li>Data transfer rate: up to 480 Mbps.</li> <li>Supports high-speed and full-speed modes.</li> <li>Used for AT command communication, data transmission, GNSS NMEA sentence output, software debugging and firmware upgrade.</li> <li>Supports USB serial drivers for Windows 7/8/8.1/10/11, Linux 2.6–6.5, Android 4.x–13.x</li> </ul>	<ul> <li>Compliant with USB 2.0 specification (slave only).</li> <li>Data transfer rate: up to 480 Mbps.</li> <li>Supports high-speed and full-speed modes.</li> <li>Used for AT command communication, data transmission, GNSS NMEA sentence output, software debugging, firmware upgrade and voice over USB.</li> <li>Supports USB serial drivers for Windows 7/8/8.1/10/11, Linux 2.6–6.5, Android 4.x–13.x.</li> </ul>	<ul> <li>Compliant with USB 2.0 specification (slave only).</li> <li>Data transfer rate: up to 480 Mbps.</li> <li>Supports high-speed and full-speed modes.</li> <li>Used for AT command communication, data transmission, GNSS NMEA sentence output (All-in-one mode only), software debugging, firmware upgrade and the output of partial logs.</li> <li>Supports USB serial drivers for Windows 7/8/8.1/10/11, Linux 2.6–6.5, Android 4.x–13.x.</li> </ul>
Digital Audio Interface	PCM interface <sup>7</sup> for VoLTE* or GSM CS voice	PCM interface for VoLTE only	PCM interface	PCM interface*
I2C Interface	I2C interface <sup>7</sup> for VoLTE* or GSM CS voice	I2C interface for VoLTE only	I2C interface	I2C interface*
(U)SIM Interface	1.8 V (U)SIM	1.8/3.0 V (U)SIM	1.8/3.0 V (U)SIM	<ul><li>USIM1: 1.8/3.0 V</li><li>USIM2: 1.8 V</li></ul>

 $<sup>^{\</sup>rm 5}$  Within the operating temperature range, the module meets 3GPP specifications.

<sup>&</sup>lt;sup>6</sup> Within the extended temperature range, the module retains the ability to establish and maintain functions such as voice (The voice function is only supported for BG95 series, BG96 and EG9x family, and is under development for BG95-MF/-M8/-M9), SMS, data transmission, emergency call (only for BG96), etc., without any unrecoverable malfunction. Radio spectrum and radio network are not influenced, while one or more specifications, such as P<sub>out</sub>, may exceed the specified tolerances of 3GPP. When the temperature returns to the operating temperature range, the module meets 3GPP specifications again.

<sup>&</sup>lt;sup>7</sup> The VoLTE function\* of the PCM and I2C interfaces is under development for BG95-MF/-M9.



Wi-Fi Scan	2.4 GHz (BG95-MF only)	-	-	2.4 GHz	
Firmwara Unarada	USB interface				
Firmware Upgrade	<ul><li>DFOTA</li></ul>				



# **3** Pin Definition

# 3.1. Pin Assignment




Figure 1: Pin Assignment of BG9x & EG9x Family (Top View)






Figure 2: Pin Assignment of EG91xQ Family (Top View)

- 1. Keep all RESERVED, NC and unused pins unconnected.
- 2. Connect GND pins to the ground in the design.
- 3. For BG96 and EG9x family, PWRKEY output voltage is 0.8 V because of the diode voltage drop inside the chipset.
- 4. BG95 series:
  - PWRKEY output voltage is 1.5 V because of the voltage drop inside the chipset. Due to
    platform-related reasons, the reset function is integrated into PWRKEY on the chipset.
    Therefore, never pull down PWRKEY to GND permanently.



 Supports ADC0 and ADC1. Do not use ADC0 and ADC1 simultaneously, as ADC1 is directly connected to ADC0 inside the module. If you need to use the two ADC interfaces at the same time, add an external analog switch.

### • BG95-MF:

- Only BG95-MF supports ANT\_WIFI (pin 56).
- Does not support GPIO3 and GPIO4 interfaces (pins 64 and 65).
- Only BG95-M4/-MF support GNSS\_LNA\_EN (pin 51).
- BG95-M4/-M8/-M9 do not support GRFC interfaces (pins 83 and 84).
- GNSS\_TXD (pin 27) and GRFC2 (pin 84) and GNSS\_LNA\_EN (pin 51) are BOOT\_CONFIG
  pins. Never pull them up before startup, otherwise the module cannot power on normally.
- GPIO1 (pin 25) supports fast shutdown function, which is disabled by default.
- PCM and I2C interfaces are used for VoLTE or GSM CS voice.

### 5. **EG9x family:**

- Supports Dual SIM Single Standby function.
- BOOT\_CONFIG pins (SPI\_CLK, USB\_BOOT, PCM\_CLK, PCM\_SYNC) cannot be pulled up before startup.

### • EG91 series:

- Pin 49 is defined as ANT\_GNSS on EG91-AUX/-EX/-JP/-NA/-NAX/-NAXD/-VX, while it is defined as ANT\_DIV on EG91-E.
- Pin 56 is defined as ANT\_DIV on EG91-EX/-JP/-NA/-NAX/-NAXD/-VX, while it is defined as RESERVED on EG91-AUX/-E. Rx-diversity antenna is not supported on EG91-AUX.
- Pins 76 and 77 are respectively defined as GRFC9 and GRFC10 on EG91-AUX/-JP, while they are defined as NC on EG91-E/-EX/-NA/-NAX/-NAXD/-VX.

### • EG95 series:

- Pin 49 is defined as ANT\_GNSS on EG95-AUX/-EX/-JP/-NA/-NAX/-NAXD, while it is defined as ANT\_DIV on EG95-E.
- Pin 56 is defined as ANT\_DIV on EG95-AUX/-EX/-JP/-NA/-NAX/-NAXD, while it is defined as RESERVED on EG95-E.
- Pins 76 and 77 are respectively defined as GRFC9 and GRFC10 on EG95-AUX/-JP, while they are defined as NC on EG95-E/-EX/-NA/-NAXD.

### 6. **EG91xQ family:**

- If the module does not need to enter download mode, USB\_BOOT (pin 75) should not be pulled up to VDD\_EXT before the module successfully starts up.
- In sleep mode, pins 34–37 of the main UART interface, pins 22 and 23 of debug UART interface, USB\_BOOT (pin 75), pins 4–7 of PCM interface\*, pins 40 and 41 of I2C interface\*, and pins 78, 93, 95, 97, 98 and 115 of Camera SPI\* are powered down. The driving capacity will be lost and the status indication and data transmission functions are disabled. Pay attention to it when designing circuits.
- When USIM1 and USIM2 are used at the same time, the power domain of USIM interfaces should be 1.8 V. Otherwise, USIM2 interface will be damaged.
- The module supports SPI. If you need this function, please contact Quectel Technical Support.
- GNSS interface (Pins 27, 28, 49, 51, 109, 110, 112, 117, 118) is optional. If you need this function, please contact Quectel Technical Support.
- USIM2 and Camera SPI\* cannot be used at the same time.



**Table 7: I/O Parameter Definition** 

Туре	Description
Al	Analog Input
AIO	Analog Input/Output
DI	Digital Input
DIO	Digital Input/Output
DO	Digital Output
OD	Open Drain
PI	Power Input
PO	Power Output



# 3.2. Pin Comparison

The following table describes the pin functions, I/O and DC characteristics of BG9x family, EG9x family, and EG91xQ family.

**Table 8: Pin Comparison** 

Pin No.	В	3G95 Se	eries		BG9	6	E	EG9x Far	nily	EC	91xQ F	amily	Description
FIII NO.	Pin Name	I/O	Power Domain	Pin Name	I/O	Power Domain	Pin Name	I/O	Power Domain	Pin Name	I/O Power Dom	Power Domain	•
1	PSM_IND <sup>8</sup>	DO	1.8 V	PSM_IND <sup>8</sup>	DO	1.8 V	NC	-	-	PSM_IND*	DO	1.8 V	<ol> <li>Indicate the module's power saving mode.</li> <li>Not connected.</li> </ol>
2	ADC1	Al	0.1–1.8 V	ADC1	Al	0.3–1.8 V	NC	-	-	ADC1	Al	0–1.2 V	<ol> <li>General-purpose ADC interface.</li> <li>Not connected.</li> </ol>
3	GND	-	-	GND	-	-	GND	-	-	GND	-	-	Ground.
4	PCM_CLK	DO	1.8 V	PCM_CLK	DO	1.8 V	PCM_CLK	DIO	1.8 V	PCM_CLK*	DO	1.8 V	PCM clock.
5	PCM_SYNC	DO	1.8 V	PCM_SYNC	DO	1.8 V	PCM_SYNC	DIO	1.8 V	PCM_SYNC*	DO	1.8 V	PCM data frame sync.
6	PCM_DIN	DI	1.8 V	PCM_IN	DI	1.8 V	PCM_DIN	DI	1.8 V	PCM_DIN*	DI	1.8 V	PCM data input.
7	PCM_DOUT	DO	1.8 V	PCM_OUT	DO	1.8 V	PCM_DOUT	DO	1.8 V	PCM_DOUT*	DO	1.8 V	PCM data output.
3	USB_VBUS	Al	4.0–5.25 V	USB_VBUS	Al	3.0–5.25 V	USB_VBUS	AI	3.0–5.25 V	USB_VBUS	Al	3.0–5.25 V	USB connection detect.
)	USB_DP	AIO	-	USB_DP	AIO	-	USB_DP	AIO	-	USB_DP	AIO	-	USB differential data (+).
0	USB_DM	AIO	-	USB_DM	AIO	-	USB_DM	AIO	-	USB_DM	AIO	-	USB differential data (-).
1	RESERVED	-	-	RESERVED	-	-	NC	-	-	RESERVED	-	-	<ol> <li>Reserved.</li> <li>Not connected.</li> </ol>
2	RESERVED	-	-	RESERVED	-	-	NC	-	-	RESERVED	-	-	<ol> <li>Reserved.</li> <li>Not connected.</li> </ol>
3	RESERVED	-	-	RESERVED	-	-	NC	-	-	RESERVED	-	-	<ol> <li>Reserved.</li> <li>Not connected.</li> </ol>
4	RESERVED	-	-	RESERVED	-	-	NC	-	-	RESERVED	-	-	<ol> <li>Reserved.</li> <li>Not connected.</li> </ol>
5	PWRKEY 9	DI	-	PWRKEY 10	DI	-	PWRKEY 10	DI	-	PWRKEY	DI	-	Turn on/off the module.

<sup>&</sup>lt;sup>8</sup> When PSM is enabled, the function of PSM\_IND pin will be activated after the module is rebooted. When PSM\_IND is in high voltage level, the module is in full functionality mode. When it is in low voltage level, the module is in PSM.

<sup>9</sup> For BG95 series, PWRKEY output voltage is 1.5 V because of the voltage drop inside the chipset. Due to platform reasons, the chipset has integrated the reset function into PWRKEY. Therefore, never pull down PWRKEY to GND permanently.

<sup>&</sup>lt;sup>10</sup> For BG96 and EG9x family, PWRKEY output voltage is 0.8 V because of the diode voltage drop inside the chipset.



16	RESERVED	-	-	RESERVED	-	-	NC	-	-	RESERVED	-	-	<ol> <li>Reserved.</li> <li>Not connected.</li> </ol>
17	RESET_N	DI	1.5 V	RESET_N	DI	1.8 V	RESET_N	DI	1.8 V	RESET_N	DI	-	Reset the module.
18	W_DISABLE#	DI	1.8 V	W_DISABLE#	DI	1.8 V	W_DISABLE#	DI	1.8 V	W_DISABLE#*	DI	1.8 V	Airplane mode control.
19	AP_READY	DI	1.8 V	AP_READY	DI	1.8 V	AP_READY	DI	1.8 V	AP_READY*	DI	1.8 V	Application processor ready.
20	STATUS	DO	1.8 V	STATUS	DO	1.8 V	STATUS	DO	1.8 V	STATUS	DO	1.8 V	Indicate the module's operation status.
21	NET_STATUS	DO	1.8 V	NETLIGHT	DO	1.8 V	NETLIGHT	DO	1.8 V	NET_STATUS	DO	1.8 V	Indicate the module's network activity status.
22	DBG_RXD	DI	1.8 V	DBG_RXD	DI	1.8 V	DBG_RXD	DI	1.8 V	DBG_RXD	DI	1.8 V	Debug UART receive.
23	DBG_TXD	DO	1.8 V	DBG_TXD	DO	1.8 V	DBG_TXD	DO	1.8 V	DBG_TXD	DO	1.8 V	Debug UART transmit.
24	ADC0	AI	0.1–1.8 V	ADC0	AI	0.3–1.8 V	ADC0	AI	0.3 V– VBAT_BB	ADC0	AI	0–1.2 V	General-purpose ADC interface.
25	GPIO1 <sup>11</sup>	DIO	1.8 V	RESERVED	-	-	RESERVED	-	-	RESERVED	-	-	<ol> <li>General-purpose input/output.</li> <li>Reserved.</li> </ol>
26	GPIO2	DIO	1.8 V	GPIO26	DIO	1.8 V	SPI_CLK	DO	1.8 V	RESERVED	-	-	<ol> <li>General-purpose input/output.</li> <li>SPI clock.</li> <li>Reserved.</li> </ol>
27	GNSS_TXD	DO	1.8 V	UART3_TXD	DO	1.8 V	SPI_MOSI	DO	1.8 V	GNSS_TXD 12	DO	1.8 V	<ol> <li>GNSS UART transmit.</li> <li>UART3 transmit</li> <li>SPI Master out Slave in.</li> </ol>
28	GNSS_RXD	DI	1.8 V	UART3_RXD	DI	1.8 V	SPI_MISO	DI	1.8 V	GNSS_RXD 12	DI	1.8 V	<ol> <li>GNSS UART receive.</li> <li>UART3 receive.</li> <li>SPI Master in Slave out.</li> </ol>
29	VDD_EXT	РО	1.8 V	VDD_EXT	РО	1.8 V	VDD_EXT	РО	1.8 V	VDD_EXT	РО	1.8 V	Provide 1.8 V for external circuit.
30	MAIN_DTR	DI	1.8 V	DTR	DI	1.8 V	DTR	DI	1.8 V	MAIN_DTR	DI	1.8 V	(Main) UART data terminal ready.
31	GND	-	-	GND	-	-	GND	-	-	GND	-	-	Ground.
32, 33	VBAT_BB	PI	See Table 6	VBAT_BB	PI	3.3–4.3 V	VBAT_BB	PI	3.3–4.3 V	VBAT_BB	PI	3.3–4.3 V	Power supply for the module's BB part.
34	MAIN_RXD	DI	1.8 V	RXD	DI	1.8 V	RXD	DI	1.8 V	MAIN_RXD	DI	1.8 V	(Main) UART receive.
35	MAIN_TXD	DO	1.8 V	TXD	DO	1.8 V	TXD	DO	1.8 V	MAIN_TXD	DO	1.8 V	(Main) UART transmit.
36	MAIN_CTS	DO	1.8 V	CTS	DO	1.8 V	CTS	DO	1.8 V	MAIN_CTS	DO	1.8 V	DTE clear to send signal from DCE (connect to DTE's CTS).
37	MAIN_RTS	DI	1.8 V	RTS	DI	1.8 V	RTS	DI	1.8 V	MAIN_RTS	DI	1.8 V	DTE request to send signal to DCE (connect to DTE's RTS).
38	MAIN_DCD	DO	1.8 V	DCD	DO	1.8 V	DCD	DO	1.8 V	MAIN_DCD	DO	1.8 V	(Main) UART data carrier detect.

<sup>&</sup>lt;sup>11</sup> Pin 25 is a general-purpose IO by default. It can be multiplexed into fast shutdown interface with **AT+QCFG="fast/poweroff"**. For details of the command, see *document* [1]. <sup>12</sup> For EG91xQ family, GNSS pins are optional. If you need this function, please contact Quectel Technical Support.



39	MAIN_RI	DO	1.8 V	RI	DO	1.8 V	RI	DO	1.8 V	MAIN_RI	DO	1.8 V	(Main) UART ring indication.
40	I2C_SCL	OD	1.8 V only	I2C_SCL	OD	1.8 V only	I2C_SCL	OD	1.8 V	I2C_SCL*	OD	1.8 V	I2C serial clock (for external codec).
41	I2C_SDA	OD	1.8 V only	I2C_SDA	OD	1.8 V only	I2C_SDA	OD	1.8 V	I2C_SDA*	OD	1.8 V	I2C serial data (for external codec).
42	USIM_DET	DI	1.8 V	USIM_ PRESENCE	DI	1.8 V	USIM1_ PRESENCE	DI	1.8 V	USIM1_DET	DI	1.8 V	(U)SIM card hot-plug detect.
43	USIM_VDD	РО	1.8 V	USIM_VDD	РО	1.8/3.0 V	USIM1_VDD	РО	1.8/3.0 V	USIM1_VDD	РО	1.8/3.0 V	(U)SIM1 card power supply.
44	USIM_RST	DO	1.8 V	USIM_RST	DO	1.8/3.0 V	USIM1_RST	DO	1.8/3.0 V	USIM1_RST	DO	1.8/3.0 V	(U)SIM1 card reset.
45	USIM_DATA	DIO	1.8 V	USIM_DATA	DIO	1.8/3.0 V	USIM1_DATA	DIO	1.8/3.0 V	USIM1_DATA	DIO	1.8/3.0 V	(U)SIM1 card data.
46	USIM_CLK	DO	1.8 V	USIM_CLK	DO	1.8/3.0 V	USIM1_CLK	DO	1.8/3.0 V	USIM1_CLK	DO	1.8/3.0 V	(U)SIM1 card clock.
47	USIM_GND	-	-	USIM_GND	-	-	USIM_GND	-	-	GND	-	-	<ol> <li>Specified ground for (U)SIM card.</li> <li>Ground.</li> </ol>
48	GND	-	-	GND	-	-	GND	-	-	GND	-	-	Ground.
19	ANT_GNSS	Al	-	ANT_GNSS	AI	-	ANT_GNSS/ ANT_DIV 13	AI	-	ANT_GNSS 12	Al	-	<ol> <li>GNSS antenna interface.</li> <li>Diversity antenna interface.</li> </ol>
50	GND	-	-	GND	-	-	GND	-	-	GND	-	-	Ground.
51	GNSS_LNA_ EN <sup>14</sup>	DO	-	RESERVED	-	-	NC	-	-	GNSS_PPS <sup>12</sup>	DO	1.8 V	<ol> <li>External LNA enable control.</li> <li>Reserved.</li> <li>Not connected.</li> <li>GNSS pulse per second output</li> </ol>
52, 53	VBAT_RF	PI	See Table 6	VBAT_RF	PI	3.3–4.3 V	VBAT_RF	PI	3.3–4.3 V	VBAT_RF	PI	3.3–4.3 V	Power supply for the module's RF part.
54, 55	GND	-	-	GND	-	-	GND	-	-	GND	-	-	Ground.
56	ANT_WIFI 15	Al	-	RESERVED	-	-	ANT_DIV/ RESERVED 16	AI/-	-	RESERVED	-	-	<ol> <li>Wi-Fi antenna interface.</li> <li>Reserved.</li> <li>Diversity antenna interface.</li> </ol>
57	RESERVED	-	-	RESERVED	-	-	NC	-	-	RESERVED	-	-	<ol> <li>Reserved.</li> <li>Not connected.</li> </ol>
58, 59	GND	-	-	GND	-	-	GND	-	-	GND	-	-	Ground.
60	ANT_MAIN	AIO	-	ANT_MAIN	AIO	-	ANT_MAIN	AIO	-	ANT_MAIN	AIO	-	Main antenna interface.
61, 62	GND	-	-	GND	-	-	GND	-	-	GND	-	-	Ground.

<sup>&</sup>lt;sup>13</sup> For EG91 series, pin 49 is defined as ANT\_GNSS on EG91-AUX/-EX/-JP/-NA/-NAX/-NAXD/-VX, while it is defined as ANT\_DIV on EG95-E. For EG95 series, pin 49 is defined as ANT\_GNSS on EG95-AUX/-EX/-JP/-NA/-NAX/-NAXD, while it is defined as ANT\_DIV on EG95-E.

<sup>&</sup>lt;sup>14</sup> Only BG95-M4/-MF support GNSS\_LNA\_EN (pin 51).

<sup>&</sup>lt;sup>15</sup> Only BG95-MF supports ANT\_WIFI (pin 56).

<sup>16</sup> For EG91 series, pin 56 is defined as ANT\_DIV on EG91-EX/-JP/-NA/-NAX/-NAXD/-VX, while it is defined as RESERVED on EG91-AUX/-E. Rx-diversity antenna is not supported on EG91-AUX. For EG95 series, pin 56 is defined as ANT\_DIV on EG95-AUX/-EX/-JP/-NA/-NAXD, while it is defined as RESERVED on EG95-E.



63	RESERVED	-	-	RESERVED	-	-	NC	-	-	RESERVED	-	-	<ol> <li>Reserved.</li> <li>Not connected.</li> </ol>
													General-purpose input/output.
64	GPIO3 <sup>17</sup>	DIO	1.8 V	GPIO64	DIO	1.8 V	NC			RESERVED			Not connected.
64	GPIO3 "	DIO	1.6 V	GP1064	טוט	1.8 V	NC	-	-	RESERVED	-	-	3. Reserved.
0.5	ODIO 4 17	DIO	4.0.1/	DEOED/ED			NO			DECEDVED.			General-purpose input/output.
65	GPIO4 <sup>17</sup>	DIO	1.8 V	RESERVED	-	-	NC	-	-	RESERVED	-	-	2. Reserved.
													3. Not connected.
00	ODIOS	DIO	4.0.1/	DEOED/ED			NO			DECEDVED.			General-purpose input/output.
66	GPIO5	DIO	1.8 V	RESERVED	-	-	NC	-	-	RESERVED	-	-	2. Reserved.
													3. Not connected.
67–74	GND	-	-	GND	-	-	GND	-	-	GND	-	-	Ground.
													1. BG9x & EG9x: Make the module enter
													forced download mode.
75	USB_BOOT	DI	1.8 V	USB_BOOT	DI	1.8 V	USB_BOOT	DI	1.8 V	USB_BOOT	DI	1.8 V	2. EG91xQ: Make the module enter
7.5	000_0001	Di	1.0 V	000_0001	Di	1.0 V	000_001	Di	1.0 V	000_0001	Di	1.0 V	download mode. Only in download
													mode, the module supports firmware
													upgrade over USB 2.0 interface.
													1. Reserved.
76	RESERVED	-	-	RESERVED	-	-	GRFC9/NC <sup>18</sup>	DO/-	1.8 V	GRFC1	DO	1.8 V	2. Generic RF controller.
													3. Not connected.
													1. Reserved.
77	RESERVED	-	-	RESERVED	-	-	GRFC10/NC <sup>18</sup>	DO/-	1.8 V	GRFC2	DO	1.8 V	2. Generic RF controller.
													3. Not connected.
										CAM CDI			1. Reserved.
78	RESERVED	-	-	RESERVED	-	-	NC	-	-	CAM_SPI_	DI	1.8 V	2. Not connected.
										CLK*			3. Camera SPI clock.
79–82	GND	-	-	GND	-	-	GND	-	-	GND	-	-	Ground.
													Generic RF controller.
83	GRFC1 19	DO	1.8 V	RESERVED	_	_	USIM2_	DI	1.8 V	RESERVED	_	_	2. Reserved.
							PRESENCE						3. (U)SIM2 card hot-plug detect.
													Generic RF controller.
84	GRFC2 19	DO	1.8 V	RESERVED	_	_	USIM2_CLK	DO	1.8/3.0 V	USIM2_CLK 20	DO	1.8 V	2. Reserved.
		_		_				-	-		-		3. (U)SIM2 card clock.
													General purpose input/output.
	GPIO6	DIO	1.8 V	RESERVED	_	_	USIM2_RST	DO	1.8/3.0 V	USIM2_RST <sup>20</sup>	DO	1.8 V	2. Reserved.
85			· · · · ·							· · · ·			
85	G1 100												<ol><li>(U)SIM2 card reset.</li></ol>

 $<sup>^{\</sup>rm 17}$  BG95-MF does not support GPIO3 and GPIO4 interfaces (pins 64 and 65).

<sup>18</sup> For EG91 series, pins 76 and 77 are respectively defined as GRFC9 and GRFC10 on EG91-AUX/-JP, while they are defined as NC on EG91-E/-EX/-NA/-NAXD/-VX. For EG95 series, pins 76 and 77 are respectively defined as GRFC9 and GRFC10 on EG95-AUX/-JP, while they are defined as NC on EG95-E/-EX/-NA/-NAX/-NAXD.

19 BG95-MIP does not support GRFC interfaces (pins 64 and 65).

18 For EG91 series, pins 76 and 77 are respectively defined as GRFC9 and GRFC10 on EG91-AUX/-JP, while they are defined as NC on EG95-E/-EX/-NA/-NAXD/-VX. For EG95 series, pins 76 and 77 are respectively defined as GRFC9 and GRFC10 on EG95-AUX/-JP, while they are defined as NC on EG95-E/-EX/-NA/-NAXD/-VX. For EG95 series, pins 76 and 77 are respectively defined as GRFC9 and GRFC10 on EG95-AUX/-JP, while they are defined as NC on EG95-E/-EX/-NA/-NAXD/-VX. For EG95 series, pins 76 and 77 are respectively defined as GRFC9 and GRFC10 on EG95-AUX/-JP, while they are defined as NC on EG95-E/-EX/-NA/-NAXD/-VX. For EG95 series, pins 76 and 77 are respectively defined as GRFC9 and GRFC10 on EG95-AUX/-JP, while they are defined as NC on EG95-E/-EX/-NA/-NAXD/-VX. For EG95 series, pins 76 and 77 are respectively defined as GRFC9 and GRFC10 on EG95-E/-EX/-NA/-NAXD/-VX. For EG95 series, pins 76 and 77 are respectively defined as GRFC9 and GRFC10 on EG95-E/-EX/-NA/-NAXD/-VX. For EG95 series, pins 76 and 77 are respectively defined as GRFC9 and GRFC10 on EG95-E/-EX/-NA/-NAXD/-VX. For EG95 series, pins 76 and 77 are respectively defined as GRFC9 and GRFC10 on EG95-E/-EX/-NA/-NAXD/-VX. For EG95 series, pins 76 and 77 are respectively defined as GRFC9 and GRFC10 on EG95-E/-EX/-NA/-NAXD/-VX. For EG95 series, pins 76 and 77 are respectively defined as GRFC9 and GRFC10 on EG95-E/-EX/-NA/-NAXD/-VX. For EG95 series, pins 76 and 77 are respectively defined as GRFC9 and GRFC10 on EG95-E/-EX/-NA/-NAXD/-VX. For EG95 series, pins 76 and 77 are respectively defined as GRFC9 and GRFC10 on EG95-E/-EX/-NA/-NAXD/-VX. For EG95 series, pins 76 and 77 are respectively defined as GR

<sup>&</sup>lt;sup>20</sup> For EG91xQ family, USIM2 and Camera SPI\* cannot be used at the same time.



										20			2. Reserved.
													3. (U)SIM2 card data.
07	ODIOS	DIO	4.0.1/	DE0ED\/ED			LIQIMO V/DD	D.O.	4.0/0.0.1/	1101M0 NDD 20	DO	4.0.1/	General purpose input/output.
87	GPIO8	DIO	1.8 V	RESERVED	-	-	USIM2_VDD	PO	1.8/3.0 V	USIM2_VDD <sup>20</sup>	РО	1.8 V	2. Reserved.
													3. (U)SIM2 card power supply.
00	ODIOO	DIO	4.0.1/	DECEDVED.			NO			DECED/ED			General purpose input/output.
88	GPIO9	DIO	1.8 V	RESERVED	-	-	NC	-	-	RESERVED	_	-	<ol> <li>Reserved.</li> <li>Not connected.</li> </ol>
89–91	GND	-	-	GND	-	-	GND	-	-	GND	-	-	Ground.
92	RESERVED	_	_	RESERVED	_	_	NC	_	_	RESERVED	_	_	1. Reserved.
	RESERVED			REGERVED		_			_	REOLIVED			2. Not connected.
													1. Reserved.
93	RESERVED	-	-	RESERVED	-	-	NC	-	-	CAM_VDDIO*	PO	1.8 V	2. Not connected.
													<ol><li>Camera digital power supply.</li></ol>
													1. Reserved.
94	RESERVED	-	-	RESERVED	-	-	NC	-	-	CAM_VDD*	PO	2.8 V	2. Not connected.
													3. Camera analog power supply.
													1. Reserved.
95	RESERVED	-	-	RESERVED	-	-	NC	-	-	CAM_MCLK*	DO	1.8 V	2. Not connected.
													3. Master clock of the camera.
													1. Wake up the module from power savin
96	PON_TRIG	DI	1.8 V	RESERVED	_		NC			DCM_INT*	DI	1.8 V	mode.
96	PON_TRIG	DI	1.0 V	RESERVED	-	-	NC	-	-	PSM_INT*	DI	1.6 V	2. Reserved.
													3. Not connected.
										CAM CDI			1. Reserved.
97	RESERVED	-	-	RESERVED	-	-	NC	-	-	CAM_SPI_	DI	1.8 V	2. Not connected.
										DATA0*			3. Camera SPI data bit 0.
										CAM ODI			1. Reserved.
98	RESERVED	-	-	RESERVED	-	-	NC	-	-	CAM_SPI_	DI	1.8 V	2. Not connected.
										DATA1*			3. Camera SPI data bit 1.
00	DE0ED\/ED			DEOED//ED			NO			DE0ED\/ED			1. Reserved.
99	RESERVED	-	-	RESERVED	-	-	NC	-	-	RESERVED	-	-	2. Not connected.
	O.U.D.			550551/55			CND			ON ID			1. Ground.
100–102	GND	-	-	RESERVED	-	-	GND	-	-	GND	-	-	2. Reserved.
													1. Ground.
103–106	-	-	-	-	-	-	GND	-	-	RESERVED	-	-	2. Reserved.
107–108				_	_	_	_		_	RESERVED		_	Reserved.
107-100													Neserveu.
109	_	_	2	-	_	_	-	_	_	GNSS_DBG_	DO	1.8 V	GNSS debug UART transmit.
										TXD <sup>12</sup>			
110	_	_	_	_	_	-	-	_	_	GNSS_DBG_	DI	1.8 V	GNSS debug UART receive.
										RXD <sup>12</sup>			
111										RESERVED			Reserved.



112	-	-	-	-	-	-	-	-	-	GNSS_RST 12	DI	1.8 V	GNSS chip reset.
113-114	-	-	-	-	-	-	-	-	-	RESERVED	-	-	Reserved.
115	-	-	-	-	-	-	-	-	-	CAM_PWDN*	DO	1.8 V	Camera power down.
116	-	-	-	-	-	-	-	-	-	RESERVED	-	-	Reserved.
117	-	-	-	-	-	-	-	-	-	GNSS_PWR_ EN <sup>12</sup>	DI	1.8 V	GNSS power enabled.
118	-	-	-	-	-	-	-	-	-	GNSS_VBCKP	PI	1.9–3.6 V	Power supply for GNSS RTC.
119-126	-	-	-	-	-	-	-	-	-	RESERVED	-	-	Reserved.

- 1. Pins 103–106 in purple are additional pins on EG9x and EG91xQ families that are not available on BG9x family. Pins 107–126 in purple are additional pins on EG91xQ family that are not available on BG9x families.
- 2. Pins in **blue** are pins with different functions or voltage domain on BG9x, EG9x and EG91xQ families, but the module footprint is compatible.
- 3. Pins in **black** are compatible pins on BG9x, EG9x and EG91xQ families with the same functionality.



# 4 Hardware Interface Design

# 4.1. Power Supply

Table 9: Pin Difference of VBAT\_BB & VBAT\_RF

Pin	Pin		DC Char	acteristics	
Name	No.	BG95 Series	BG96	EG9x Family	EG91xQ Family
		BG95-M1/-M2 <sup>21</sup> : Vmax = 4.8 V Vmin = 2.6 V Vnom = 3.3 V			
VBAT _BB	32, 33	BG95-M3/-M5/ -M6/-MF/-M8: Vmax = 4.3 V Vmin = 3.3 V	Vmax = 4.3 V Vmin = 3.3 V Vnom = 3.8 V	Vmax = 4.3 V Vmin = 3.3 V Vnom = 3.8 V	Vmax = 4.3 V Vmin = 3.3 V Vnom = 3.8 V
VBAT RF	52, 53	Vnom = 3.8 V  BG95-M4/-M9: Vmax = 4.2 V  Vmin = 3.2 V  Vnom = 3.8 V	<b>VBAT_BB:</b> Imax = 0.5 A <b>VBAT_RF:</b> Imax = 2.7 A	VBAT_BB: Imax = 0.8 A VBAT_RF: Imax = 1.8 A	VBAT_BB: Imax = 0.5 A VBAT_RF: Imax = 1.5 A
	00	VBAT_BB: Imax = 0.6 A VBAT_RF: Imax = 2.7 A			

<sup>&</sup>lt;sup>21</sup> For every VBAT transition/re-insertion from 0 V, the minimum power supply voltage should exceed 2.7 V. After the module starts up normally, the minimum safety voltage is 2.6 V. To ensure full functionality mode, the minimum power supply voltage should exceed 2.8 V.



- 1. BG9x family are LPWA modules, which require low quiescent and leakage current. For more information about sufficient current for BG9x family, see *documents* [2] and [3].
- 2. The power supply of EG9x and EG91xQ families should be able to provide sufficient current of at least 2.0 A.
- 3. See the corresponding reference design documents of the modules for more details about power supply design.

### BG95 Series

Use two TVS components with low leakage current and suitable reverse standoff voltage to ensure power source stability. It is recommended to place them as close to VBAT pins as possible.




Figure 3: Power Supply in Star Structure (BG95 Series)

### BG96 & EG91xQ Family

Use a TVS with low reverse standoff voltage  $V_{RWM}$  (4.7 V), low clamping voltage  $V_C$  and high reverse peak pulse current  $I_{PP}$  to ensure power source stability. The power supply in star structure is presented in the figure below.




Figure 4: Power Supply in Star Structure (BG96 & EG91xQ Family)



### EG9x Family

To avoid the damage caused by electric surge and ESD, it is suggested that a TVS with recommended low reverse standoff voltage  $V_{RWM}$  (4.5 V), low clamping voltage  $V_{C}$  and high reverse peak pulse current  $I_{PP}$  should be used. The following figure shows power supply in star structure.




Figure 5: Power Supply in Star Structure (EG9x Family)

### 4.2. Turn On/Off

The turn-on/off method is the same for BG9x, EG9x and EG91xQ families. The modules can be turned on or turned off after pressing PWRKEY for a certain time.

### 4.2.1. Turn On

Turn-on circuits of the modules are presented in the figures below.

For EG9x-NA/-NAX/-NAXD and EG91-VX, the capacitance of C4 is 100 pF.




Figure 6: Turn On Modules with a Driving Circuit






Figure 7: Turn On Modules with a Button

The power-up timing of the modules is illustrated in the figure below.




Figure 8: Power-up Timing (BG95 Series)






Figure 9: Power-up Timing (BG96)




Figure 10: Power-up Timing (EG9x Family)






Figure 11: Power-up Timing (EG91xQ Family)

**Table 10: Power-up Timing** 

Module	T <sub>1</sub>	T <sub>2</sub>	<b>T</b> <sub>3</sub>	T <sub>4</sub>	<b>T</b> <sub>5</sub>
BG95 series	500-1000 ms	About 30 ms	≥ 2.1 s	≥ 2.5 s	≥ 2.55 s
BG96	≥ 500 ms	-	≥ 4.8 s	≥ 4.9 s	≥ 4.2 s
EG9x family	≥ 500 ms	About 100 ms	≥ 10 s	≥ 12 s	≥ 13 s
EG91xQ family	≥ 500 ms	About 40 ms	≥ 2 s	≥ 10 s	≥ 10 s

- 1. Ensure that VBAT is stable before pulling down PWRKEY, and maintain an interval of at least 30 ms.
- 2. BOOT\_CONFIG pins on BG95 series and EG9x family cannot be pulled up before startup.
- 3. PWRKEY can be pulled down directly to GND with a recommended 10 k $\Omega$  (for EG9x family) or 4.7 k $\Omega$  (for EG91xQ family) resistor if the modules need to be powered on automatically and shutdown is not needed.
- 4. For BG95 series, PWRKEY output voltage is 1.5 V because of the voltage drop inside the chipset.



- Due to platform reasons, the reset function is integrated into PWRKEY on the chipset. Therefore, never pull down PWRKEY to GND permanently.
- 5. For BG96 and EG9x family, PWRKEY output voltage is 0.8 V because of the diode voltage drop inside the chipset.

### 4.2.2. Turn Off

### 4.2.2.1. Turn Off with PWRKEY

The following is power-down timing for BG9x, EG9x and EG91xQ families.




Figure 12: Power-down Timing

**Table 11: Power-down Timing with PWRKEY** 

Module	T <sub>1</sub>	T <sub>2</sub>
BG95 series	650–1000 ms	≥ 1.3 s
BG96	≥ 650 ms	≥2s
EG9x family	≥ 650 ms	≥ 30 s
EG91xQ family	≥ 650 ms	≥ 1.35 s

### 4.2.2.2. Turn Off with AT Command

The modules can also be safely turned off with AT+QPOWD, which is similar to turning off the modules via PWRKEY pin. See *documents* [4], [5], [6] and [7] for details about AT+QPOWD.



- 1. To avoid corrupting the data in the internal flash, do not switch off the power supply while the module is working normally. The power supply can be cut off only after the module is shut down with PWRKEY or AT command.
- 2. For EG9x and EG91xQ families, when turning off the module with the AT command, keep PWRKEY at high level after the execution of the command. Otherwise, the module will be turned on automatically again after successful turn-off.

### 4.3. Reset

BG9x and EG9x families can be reset by driving RESET\_N low for a certain time or directly via a button.

For EG91xQ family, the reset function is activated by using both the PWRKEY and RESET\_N pins. The module can be reset by pulling down PWRKEY when RESET\_N is at low level.




Figure 13: Reference Design of RESET\_N with a Driving Circuit




Figure 14: Reference Circuit of RESET\_N by Using Button



The reset timing for BG9x and EG9x families is illustrated in the following figure.




Figure 15: Reset Timing (BG9x & EG9x Families)

**Table 12: Reset Timing** 

Module	T <sub>1</sub>	T <sub>2</sub>
BG95 series	≤ 3.8 s	≥2 s
BG96	≤ 460 ms	≥ 150 ms
EG9x family	≤ 460 ms	≥ 150 ms

The reset timing for EG91xQ family is illustrated in the following figure.




Figure 16: Reset Timing (EG91xQ Family)



- 1. Use RESET\_N function only if turn-off with AT+QPOWD and PWRKEY pin fails.
- 2. Ensure that there is no large capacitance on PWRKEY and RESET\_N pins.
- 3. For BG95 series:
  - Due to platform reasons, the reset function is integrated into PWRKEY on the chipset, and RESET\_N is directly connected to PWRKEY inside the module.
  - RESET\_N should not be pulled down to GND permanently.

### 4.4. (U)SIM Interface(s)

- BG9x family: one (U)SIM interface
- EG9x & EG91xQ families: two (U)SIM interfaces.

Table 13: Pin Difference of (U)SIM Interfaces

Pin No.	BG95 Series	BG96	EG9x Family	EG91xQ Family	Comment
42	USIM_DET	USIM_ PRESENCE	USIM1_ PRESENCE	USIM1_DET	1.8 V power domain.
43	USIM_VDD	USIM_VDD	USIM1_VDD	USIM1_VDD	BG95 series: Only 1.8 V (U)SIM card is
44	USIM_RST	USIM_RST	USIM1_RST	USIM1_RST	supported.
45	USIM_DATA	USIM_DATA	USIM1_DATA	USIM1_DATA	BG96 & EG9x & EG91xQ families:
46	USIM_CLK	USIM_CLK	USIM1_CLK	USIM1_CLK	Either 1.8 V or 3.0 V (U)SIM card is supported and can be identified automatically by the module.
47	USIM_GND	USIM_GND	USIM_GND	GND	-
83	-	-	USIM2_ PRESENCE	-	1.8 V power domain.
84	-	-	USIM2_CLK	USIM2_CLK	EG9x family: 1.8 V or 3.0 V (U)SIM2 card is
85	-	-	USIM2_RST	USIM2_RST	supported.
86	-	-	USIM2_DATA	USIM2_DATA	EG91xQ family:
87	-	-	USIM2_VDD	USIM2_VDD	USIM2 interface only supports  1.8 V power domain.



#### 1. BG9x family:

(U)SIM2 interface is not supported.

#### 2. EG91xQ family:

- When USIM1 and USIM2 are used at the same time, the power domain of USIM interfaces should be 1.8 V. Otherwise, USIM2 interface will be damaged.
- USIM2 and Camera SPI\* cannot be used at the same time.

### 4.5. USB Interface

BG9x, EG9x, EG915Q-NA and EG916Q-GL provide one integrated Universal Serial Bus (USB) interface, which complies with USB 2.0 specification and only supports USB slave mode.

Table 14: Data Rate and Function of USB Interface

Module	Data Rate	Function	
BG9x family	<ul> <li>High-speed (480 Mbps)</li> <li>Full-speed (12 Mbps)</li> <li>Low-speed (1.5 Mbps) (Only supported on BG95 series)</li> </ul>	<ul> <li>AT command communication</li> <li>Data transmission <sup>22</sup></li> <li>Software debugging</li> <li>Firmware upgrade</li> <li>GNSS NMEA sentence output</li> </ul>	
EG9x family	O High on and (400 Mhms)	<ul> <li>AT command communication</li> <li>Data transmission</li> <li>Software debugging</li> <li>Firmware upgrade</li> <li>GNSS NMEA sentence output</li> <li>Voice over USB</li> </ul>	
EG91xQ family	<ul><li>High-speed (480 Mbps)</li><li>Full-speed (12 Mbps)</li></ul>	<ul> <li>AT command communication</li> <li>Data transmission</li> <li>Software debugging</li> <li>Firmware upgrade</li> <li>GNSS NMEA sentence output (All-in-one mode only)</li> <li>Partial log output</li> </ul>	

EG91xQ&BG9x&EG9x\_Series\_Compatible\_Design

<sup>&</sup>lt;sup>22</sup> It is not recommended to use USB for data communication, as this will increase the power consumption.



The GNSS function for BG96, EG9x and EG91xQ families is optional.

Table 15: Pin Difference of USB\_VBUS

Pin Name Pin	Pin No.	I/O		DC Characteristics	
	PIII NO.	1/0	BG95 Series	BG96 & EG9x & EG91xQ Families	
			Vmax= 5.25 V	Vmax = 5.25 V	
USB_VBUS	8	ΑI	Vmin = 4.0 V	Vmin = 3.0 V	
			Vnom = 5.0 V	Vnom = 5.0 V	

For BG9x and EG9x families, it is recommended to reserve the USB interface for firmware upgrade.

For EG91xQ family, test points of USB 2.0 interface must be reserved, which can be used for firmware upgrade and software debugging.

Following figures illustrate the reference design of USB interface.




Figure 17: Reference Design of USB Interface (BG95 Series)






Figure 18: Reference Design of USB Interface (BG96 & EG9x & EG91xQ Families)

## 4.6. PCM and I2C Interfaces\* 23

BG9x, EG9x and EG91xQ families provide one PCM interface and one I2C interface.

The following table illustrates the modes supported by PCM and I2C interfaces.

Table 16: Modes Supported by PCM and I2C Interfaces

Modules	PCM Interface	I2C Interface
BG9x family	Master mode only	Master mode only
EG9x family	Slave and master modes <sup>24</sup>	Master mode only
EG91xQ family	TBD	TBD

The following figure illustrates the reference design of PCM and I2C application with audio codec for BG9x, EG9x and EG91xQ families.

\_

<sup>&</sup>lt;sup>23</sup> The PCM and I2C interfaces of EG91xQ family are still under development.

<sup>&</sup>lt;sup>24</sup> In short frame synchronization, EG9x family modules work as both master and slave device. In long frame synchronization, EG9x family modules work as master device only.






Figure 19: PCM and I2C Application with Audio Codec

## 4.7. UART Interfaces

UART interfaces supported by BG9x, EG9x and EG91xQ families are listed below.

**Table 17: Supported UART Interfaces** 

Modules	UART Interfaces
	1. Main UART
BG9x family	2. Debug UART
	3. GNSS UART
COv family	1. Main UART
EG9x family	2. Debug UART
	1. Main UART
CCOAvO family	2. Debug UART
EG91xQ family	3. GNSS UART
	4. GNSS debug UART

**Table 18: Pin Difference of UART Interfaces** 

UART	Pin No.	BG95 Series	BG96	EG9x Family	EG91xQ Family
Main UART	30	MAIN_DTR	DTR	DTR	MAIN_DTR
	34	MAIN_RXD	RXD	RXD	MAIN_RXD



	35	MAIN_TXD	TXD	TXD	MAIN_TXD
	36	MAIN_CTS	CTS	CTS	MAIN_CTS
	37	MAIN_RTS	RTS	RTS	MAIN_RTS
	38	MAIN_DCD	DCD	DCD	MAIN_DCD
	39	MAIN_RI	RI	RI	MAIN_RI
D	22	DBG_RXD	DBG_RXD	DBG_RXD	DBG_RXD
Debug UART	23	DBG_TXD	DBG_TXD	DBG_TXD	DBG_TXD
CNECHART	28	GNSS_RXD	UART3_RXD	-	GNSS_RXD
GNSS UART	27	GNSS_TXD	UART3_TXD	-	GNSS_TXD
GNSS debug UART	110	-	-	-	GNSS_DBG_ RXD
	109	-	-	-	GNSS_DBG_ TXD

For EG91xQ family, GNSS UART and GNSS debug UART interfaces are optional. If you need these functions, please contact Quectel Technical Support.

## 4.8. ADC Interfaces

BG9x & EG91xQ families: two ADC interfaces (ADC0 & ADC1).

EG9x family: one ADC interface (ADC0).

**Table 19: Pin Difference of ADC Interfaces** 

Pin Pin	1/0	DC Characteristics				
Name	No.	I/O	BG95 Series	BG96	EG9x Family	EG91xQ Family
ADC0	24	AI	0.4.4.0.1/	0.2.4.0.1/	0.3 V-VBAT_BB	0.137
ADC1	2	AI	- 0.1–1.8 V	0.3–1.8 V	-	─ 0–1.2 V



#### 4.9. Antenna Interfaces

ANT\_MAIN of BG9x, EG9x and EG91xQ families are compatible with each other, whereas BG95 series' GNSS and Wi-Fi antenna interfaces, BG96 and EG91xQ family's GNSS antenna interface, EG9x family's Rx-diversity and GNSS antenna interfaces are not compatible.

**Table 20: Pin Definition of Antenna Interfaces** 

Pin No.	I/O	BG95 Series	BG96	EG9x Family	EG91xQ Family	Comment
60	AIO	ANT_MAIN	ANT_MAIN	ANT_MAIN	ANT_MAIN	
49	Al	ANT_GNSS	ANT_GNSS	ANT_GNSS/ ANT_DIV <sup>25</sup>	ANT_GNSS	50 Ω impedance.
56	Al	ANT_WIFI <sup>26</sup>	-	ANT_DIV/ RESERVED <sup>27</sup>	-	- ·

It is recommended to reserve a Π-type matching circuit for better RF performance, and the Π-type matching components (R1, C1, C2, and R2, C3, C4) should be placed as close to the antenna as possible. The capacitors are not mounted by default.




Figure 20: Main Antenna Interfaces (BG9x & EG91xQ Families)

\_

<sup>&</sup>lt;sup>25</sup> For EG91 series, pin 49 is defined as ANT\_GNSS on EG91-AUX/-EX/-JP/-NA/-NAX/-NAXD/-VX, while it is defined as ANT\_DIV on EG91-E. For EG95 series, pin 49 is defined as ANT\_GNSS on EG95-AUX/-EX/-JP/-NA/-NAX/-NAXD, while it is defined as ANT\_DIV on EG95-E.

<sup>&</sup>lt;sup>26</sup> Only BG95-MF supports ANT\_WIFI (pin 56).

<sup>&</sup>lt;sup>27</sup> For EG91 series, pin 56 is defined as ANT\_DIV on EG91-EX/-JP/-NA/-NAX/-NAXD/-VX, while it is defined as RESERVED on EG91-AUX/-E. Rx-diversity antenna is not supported on EG91-AUX. For EG95 series, pin 56 is defined as ANT\_DIV on EG95-AUX/-EX/-JP/-NA/-NAXD, while it is defined as RESERVED on EG95-E.






Figure 21: Main and Rx-diversity Antenna Interfaces (EG9x Family)




Figure 22: Wi-Fi Antenna Interface (BG95 Series)






Figure 23: GNSS Antenna Interface

- 1. For the GNSS antenna of BG9x, EG9x and EG91xQ families, if the module is designed with a passive antenna, then the VDD circuit is not needed.
- 2. ANT\_GNSS of EG91xQ family is optional.



# **5** Recommended Footprint

This chapter primarily describes the recommended footprint and stencil design for BG9x, EG9x and EG91xQ families. All dimensions are measured in mm, and the dimensional tolerances are ±0.2 mm.

## 5.1. Recommended Compatible Footprint

The following figure shows the bottom views of the modules.





Figure 24: Bottom Views



Images above are for illustrative purpose only and may differ from the actual module. For authentic appearance and label, please refer to the module received from Quectel.

The following figure shows the recommended compatible footprint of BG9x, EG9x and EG91xQ families.



**Figure 25: Recommended Compatible Footprint** 



- 1. The package warpage level of the module refers to the *JEITA ED-7306* standard.
- 2. Keep at least 3 mm between the module and other components on the motherboard to improve soldering quality and maintenance convenience.

# 5.2. Installation Sketch Map




Figure 26: Installation Sketch Map



# **6** Appendix References

#### **Table 21: Related Documents**

Document Name
[1] Quectel_BG95&BG77&BG600L_Series_QCFG_AT_Commands_Manual
[2] Quectel_BG95_Series_Hardware_Design
[3] Quectel_BG96_Hardware_Design
[4] Quectel_BG95&BG77&BG600L_Series_AT_Commands_Manual
[5] Quectel_BG96_AT_Commands_Manual
[6] Quectel_EC2x&EG2x-G(L)&EG9x&EM05_Series_AT_Commands_Manual
[7] Quectel_EG800Q&EG91xQ_Series_AT_Commands_Manual

#### **Table 22: Terms and Abbreviations**

Abbreviation	Description
bps	bits per second
CS	Coding Scheme
CTS	Clear To Send
DC-HSDPA	Dual-carrier High Speed Downlink Packet Access
DFOTA	Delta Firmware Upgrade Over The Air
DRX	Discontinuous Reception
DTR	Data Terminal Ready
EGPRS	Enhanced General Packet Radio Service



FDD	Frequency Division Duplex
GNSS	Global Navigation Satellite System
GPRS	General Packet Radio Service
GSM	Global System for Mobile Communications
HSDPA	High Speed Downlink Packet Access
HSUPA	High Speed Uplink Packet Access
I/O	Input/Output
loT	Internet of Things
LGA	Land Grid Array
LPWA	Low-Power Wide-Area (Network)
LTE	Long Term Evolution
NMEA	NMEA (National Marine Electronics Association) 0183 Interface Standard
PCM	Pulse Code Modulation
PF	Paging Frame
PSM	Power Saving Mode
RF	Radio Frequency
Rx	Receive
SMS	Short Message Service
TDD	Time Division Duplexing
UART	Universal Asynchronous Receiver/Transmitter
USB	Universal Serial Bus
(U)SIM	(Universal) Subscriber Identity Module
Vmax	Maximum Voltage
Vnom	Nominal Voltage
Vmin	Minimum Voltage



VoLTE	Voice (voice calls) over LTE
WCDMA	Wideband Code Division Multiple Access